Self-aligned vertical double-gate MOSFET (VDGM) with the oblique rotating ion implantation (ORI) method

نویسندگان

  • Ismail Saad
  • Razali Ismail
چکیده

A process of making a symmetrical self-aligned n-type vertical double-gate MOSFET (nVDGM) over a silicon pillar is revealed. This process utilizes the technique of oblique rotating ion implantation (ORI). The self-aligned region forms a sharp vertical channel profile and decreases the channel length Lg. A tremendous improvement in the drive-on current is noted. The electron concentration profile obtained demonstrates an increased number of electrons in the channel injected from the source end as the drain voltage increases. The enhanced carrier concentration results in significant reduction in the offstate leakage current and improves the drain-induced barrier-lowering (DIBL) effect. These simulated characteristics when compared to those in a fabricated device without the ORI method show the distinct advantage of the technique reported for suppression of short-channel effects (SCE) in nanoscale vertical MOSFET. © 2008 Elsevier Ltd. All rights reserved.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Investigation of pillar thickness variation effect on oblique rotating implantation (ORI)-based vertical double gate MOSFET

The rapid scaling of integrated circuit requires further shrinkage of lateral device dimension, which correlates with pillar thickness in vertical structure. This paper investigates the effect of pillar thickness variation on vertical double gate MOSFET (VDGM) fabricated using oblique rotating ion implantation (ORI) method. For this purpose, several scenarios of silicon pillar thickness tsi wer...

متن کامل

FinFET — A Self - Aligned Double - Gate MOSFET Scalable to 20 nm

MOSFETs with gate length down to 17 nm are reported. To suppress the short channel effect, a novel self-aligned double-gate MOSFET, FinFET, is proposed. By using boron-doped Si0 4Ge0 6 as a gate material, the desired threshold voltage was achieved for the ultrathin body device. The quasiplanar nature of this new variant of the vertical double-gate MOSFETs can be fabricated relatively easily usi...

متن کامل

Sub - 50 nm P - Channel FinFET

High-performance PMOSFETs with sub-50–nm gate-length are reported. A self-aligned double-gate MOSFET structure (FinFET) is used to suppress the short-channel effects. This vertical double-gate SOI MOSFET features: 1) a transistor channel which is formed on the vertical surfaces of an ultrathin Si fin and controlled by gate electrodes formed on both sides of the fin; 2) two gates which are self-...

متن کامل

Significantly improving sub-90 nm CMOSFET performances with notch-gate enhanced high tensile-stress contact etch stop layer

Article history: Received 24 January 2008 Received in revised form 13 August 2008 Available online 1 October 2008 0026-2714/$ see front matter 2008 Elsevier Ltd. A doi:10.1016/j.microrel.2008.08.002 * Corresponding author. Tel.: +886 6 2080398; fax: E-mail addresses: [email protected] edu.tw (Y.-K. Fang). This paper reports to improve performances of sub-90 nm CMOSFETs with a notch-gat...

متن کامل

Gate-Extension Overlap Control by Sb Tilt Implantation

Antimony tilt implantation has been utilized for source and drain extension formation of n-MOSFETs. The tilt implantation is a very convenient method to provide adequate overlap between the extensions and a gate electrode. MOSFET drive current was effectively improved by the tilt implantation without degrading short channel effects. key words: MOSFET, extension, gate, overlap, tilt implantation...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • Microelectronics Journal

دوره 39  شماره 

صفحات  -

تاریخ انتشار 2008